Publications

Found 1 results
Filters: Keyword is 3D network-on-chip architecture  [Clear All Filters]
2011
V. S. Nandakumar and Marek-Sadowska, M., Low power, high throughput network-on-chip fabric for 3D multicore processors, in Computer Design (ICCD), 2011 IEEE 29th International Conference on, 2011, pp. 453 -454.