- Vertical Slit Field Effect Transistor in ultra-low power applications
- Can pin access limit the footprint scaling?
- A Low Energy Network-on-Chip Fabric for 3-D Multi-Core Architectures
- Investigation of emerging middle-of-line poly gate-to-diffusion contact reliability issues
- Metrics for characterizing machine learning-based hotspot detection methods
- A study on cell-level routing for VeSFET circuits
- On Cell Layout-Performance Relationships in VeSFET-Based, High-Density Regular Circuits
mFAR: fixed-points-addition-based VLSI placement algorithm
Title | mFAR: fixed-points-addition-based VLSI placement algorithm |
Publication Type | Conference Paper |
Year of Publication | 2005 |
Authors | Hu, B, Zeng, Y, Marek-Sadowska, M |
Conference Name | ISPD '05: Proceedings of the 2005 international symposium on Physical design |
Publisher | ACM |
Conference Location | New York, NY, USA |
ISBN Number | 1-59593-021-3 |
DOI | 10.1145/1055137.1055189 |