Publications

Found 1 results
Filters: Keyword is HSPICE simulation  [Clear All Filters]
1997
A. Vittal and Marek-Sadowska, M., Low-power buffered clock tree design, Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 16, pp. 965 -975, 1997.