Publications

Found 1 results
Filters: Keyword is circuit layout CAD and Author is Ashok Vittal  [Clear All Filters]
1997
A. Vittal and Marek-Sadowska, M., “Crosstalk reduction for VLSI”, Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 16, pp. 290 -298, 1997.