Publications

Found 1 results
Filters: Keyword is circuit layout CAD and Author is Kai Wang  [Clear All Filters]
2001
C. - W. Chang, Wang, K., and Marek-Sadowska, M., “Layout-driven hot-carrier degradation minimization using logic restructuring techniques”, in Design Automation Conference, 2001. Proceedings, 2001, pp. 97 - 102.