Found 1 results
Filters: Keyword is logic synthesis and Author is David I. Cheng  [Clear All Filters]
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 
D. I. Cheng and Marek-Sadowska, M., Verifying equivalence of functions with unknown input correspondence, in Design Automation, 1993, with the European Event in ASIC Design. Proceedings. [4th] European Conference on, 1993, pp. 81 -85.