Found 1 results
Filters: Keyword is CMOS logic circuits and Author is Chih-Wei Chang  [Clear All Filters]
C. - W. Chang, Hu, B., and Marek-Sadowska, M., In-place delay constrained power optimization using functional symmetries, in Design, Automation and Test in Europe, 2001. Conference and Exhibition 2001. Proceedings, 2001, pp. 377 -382.