Publications

Found 1 results
Filters: Keyword is circuit optimisation and Author is Yajun Ran  [Clear All Filters]
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 
G
K. Wang, Ran, Y., Jiang, H., and Marek-Sadowska, M., General skew constrained clock network sizing based on sequential linear programming, Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 24, pp. 773 - 782, 2005.