Publications

Found 2 results
Filters: Keyword is Boolean network  [Clear All Filters]
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 
N
C. - W. Chang, Hsiao, M. - F., and Marek-Sadowska, M., “A new reasoning scheme for efficient redundancy addition and removal”, Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 22, pp. 945 - 951, 2003.
T
S. - C. Chang and Marek-Sadowska, M., “Technology mapping and circuit depth optimization for field programmable gate arrays”, in Custom Integrated Circuits Conference, 1993., Proceedings of the IEEE 1993, 1993, pp. 3.5.1 -3.5.4.