Publications

Found 2 results
Filters: Keyword is system-on-chip  [Clear All Filters]
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 
H
B. Hu and Marek-Sadowska, M., Multilevel expansion-based VLSI placement with blockages, in Computer Aided Design, 2004. ICCAD-2004. IEEE/ACM International Conference on, 2004, pp. 558-564.
W
K. Wang and Marek-Sadowska, M., On-chip power supply network optimization using multigrid-based technique, in Design Automation Conference, 2003. Proceedings, 2003, pp. 113 - 118.