Publications

Found 1 results
Filters: Keyword is conventional clock tree synthesis  [Clear All Filters]
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 
M
M. - F. Hsiao, Marek-Sadowska, M., and Chen, S. - J., “Minimizing inter-clock coupling jitter”, in Quality Electronic Design, 2003. Proceedings. Fourth International Symposium on, 2003, pp. 333 - 338.