Publications

Found 2 results
Filters: Keyword is delay budgeting and Author is Chao-Yang Yeh  [Clear All Filters]
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 
M
C. - Y. Yeh and Marek-Sadowska, M., Minimum-area sequential budgeting for FPGA, in Computer Aided Design, 2003. ICCAD-2003. International Conference on, 2003, pp. 813 - 817.
D
C. - Y. Yeh and Marek-Sadowska, M., Delay budgeting in sequential circuit with application on FPGA placement, in Design Automation Conference, 2003. Proceedings, 2003, pp. 202 - 207.