Publications

Found 1 results
Filters: Keyword is logic gates and Author is Parthasarathy, G.  [Clear All Filters]
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 
I
A. Singh, Parthasarathy, G., and Marek-Sadowska, M., “Interconnect resource-aware placement for hierarchical FPGAs”, in Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on, 2001, pp. 132 -136.