Publications
Found 26 results
Filters: Keyword is circuit layout CAD [Clear All Filters]
, “Crosstalk reduction by transistor sizing”, in Design Automation Conference, 1999. Proceedings of the ASP-DAC '99. Asia and South Pacific, 1999, pp. 137 -140 vol.1.
