- Vertical Slit Field Effect Transistor in ultra-low power applications
- Can pin access limit the footprint scaling?
- A Low Energy Network-on-Chip Fabric for 3-D Multi-Core Architectures
- Investigation of emerging middle-of-line poly gate-to-diffusion contact reliability issues
- Metrics for characterizing machine learning-based hotspot detection methods
- A study on cell-level routing for VeSFET circuits
- On Cell Layout-Performance Relationships in VeSFET-Based, High-Density Regular Circuits
Two-Dimensional Router for Double Layer Layout
| Title | Two-Dimensional Router for Double Layer Layout |
| Publication Type | Conference Paper |
| Year of Publication | 1985 |
| Authors | Marek-Sadowska, M |
| Conference Name | Design Automation, 1985. 22nd Conference on |
| Date Published | june |
| Abstract | A heuristic algorithm for two dimensional routing utilizing two distinct layers is presented. It is assumed that all terminals are on the boundary of a rectilinear routing region with or without initial routes present. The router produces a Manhattan-style routing collapsed into one layer. Another program decides the layering, however, it is not described here. By default, when the layering program is not used, vertical segments of routes are placed on one layer, horizontal on the other. |
| DOI | 10.1109/DAC.1985.1585922 |
