Publications

Found 1 results
Filters: Author is Shen Lin and Keyword is circuit CAD  [Clear All Filters]
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 
S
S. Lin, Marek-Sadowska, M., and Kuh, E. S., SWEC: a stepwise equivalent conductance timing simulator for CMOS VLSI circuits, in Design Automation. EDAC., Proceedings of the European Conference on, 1991, pp. 142 -148.