Publications
Found 1 results
Filters: Keyword is gate-to-drain capacitances [Clear All Filters]
, “An accurate and efficient delay model for CMOS gates in switch-level timing analysis”, in Circuits and Systems, 1990., IEEE International Symposium on, 1990, pp. 856 -860 vol.2.
