Publications

Found 1 results
Filters: Keyword is interconnect length prediction and Author is Chao-Yang Yeh  [Clear All Filters]
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 
S
C. - Y. Yeh and Marek-Sadowska, M., Sequential delay budgeting with interconnect prediction, Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol. 12, pp. 1028 -1037, 2004.