Publications
Found 1 results
Filters: Keyword is conventional clock tree synthesis [Clear All Filters]
, “Minimizing inter-clock coupling jitter”, in Quality Electronic Design, 2003. Proceedings. Fourth International Symposium on, 2003, pp. 333 - 338.
