Skip to main content
Home
VLSI CAD LAB
University of California, Santa Barbara
  • Home
  • People
  • Research
  • Publications
  • Contact

Recent Papers

  • Vertical Slit Field Effect Transistor in ultra-low power applications
  • Can pin access limit the footprint scaling?
  • A Low Energy Network-on-Chip Fabric for 3-D Multi-Core Architectures
  • Investigation of emerging middle-of-line poly gate-to-diffusion contact reliability issues
  • Metrics for characterizing machine learning-based hotspot detection methods
  • A study on cell-level routing for VeSFET circuits
  • On Cell Layout-Performance Relationships in VeSFET-Based, High-Density Regular Circuits
More...

Universal Logic Gate For Fpga Design

TitleUniversal Logic Gate For Fpga Design
Publication TypeConference Paper
Year of Publication1994
AuthorsLin, C-C, Marek-Sadowska, M, Gatlin, D
Conference NameComputer-Aided Design, 1994., IEEE/ACM International Conference on
Date Publishednov
AbstractNot available
DOI10.1109/ICCAD.1994.629760
  • Google Scholar
Electrical and Computer Engineering, Harold Frank Hall, University of California, Santa Barbara, CA - 93106.

Log In