Global Routing for Gate Array

TitleGlobal Routing for Gate Array
Publication TypeJournal Article
Year of Publication1984
AuthorsLi, J-T, Marek-Sadowska, M
JournalComputer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Pagination298 - 307
Date Publishedoctober
AbstractWe propose a new approach to the global routing of gate arrays. The method can handle any channel capacities and pin distributions on the chip. The global router first finds unique routes, then pushes connections to the periphery. As outer wiring capacity is consumed, the routing continues inward, connecting pins and making global cell assignments for nets by a centrifugal layering process. The goal is to avoid congestion in the center of the chip, a common problem with conventional methods.