- Vertical Slit Field Effect Transistor in ultra-low power applications
- Can pin access limit the footprint scaling?
- A Low Energy Network-on-Chip Fabric for 3-D Multi-Core Architectures
- Investigation of emerging middle-of-line poly gate-to-diffusion contact reliability issues
- Twin gate, vertical slit FET (VeSFET) for highly periodic layout and 3D integration
- Low power, high throughput network-on-chip fabric for 3D multicore processors
- Rapid layout pattern classification
Clock skew bounds estimation under power supply and process variations
| Title | Clock skew bounds estimation under power supply and process variations |
| Publication Type | Conference Paper |
| Year of Publication | 2005 |
| Authors | Jiang, H, Wang, K, Marek-Sadowska, M |
| Conference Name | GLSVLSI '05: Proceedings of the 15th ACM Great Lakes symposium on VLSI |
| Publisher | ACM |
| Conference Location | New York, NY, USA |
| ISBN Number | 1-59593-057-4 |
| DOI | 10.1145/1057661.1057741 |
