- Vertical Slit Field Effect Transistor in ultra-low power applications
- Can pin access limit the footprint scaling?
- A Low Energy Network-on-Chip Fabric for 3-D Multi-Core Architectures
- Investigation of emerging middle-of-line poly gate-to-diffusion contact reliability issues
- Metrics for characterizing machine learning-based hotspot detection methods
- A study on cell-level routing for VeSFET circuits
- On Cell Layout-Performance Relationships in VeSFET-Based, High-Density Regular Circuits
Clock network sizing via sequential linear programming with time-domain analysis
Title | Clock network sizing via sequential linear programming with time-domain analysis |
Publication Type | Conference Paper |
Year of Publication | 2004 |
Authors | Wang, K, Marek-Sadowska, M |
Conference Name | ISPD '04: Proceedings of the 2004 international symposium on Physical design |
Publisher | ACM |
Conference Location | New York, NY, USA |
ISBN Number | 1-58113-817-2 |
DOI | 10.1145/981066.981105 |