- Vertical Slit Field Effect Transistor in ultra-low power applications
- Can pin access limit the footprint scaling?
- A Low Energy Network-on-Chip Fabric for 3-D Multi-Core Architectures
- Investigation of emerging middle-of-line poly gate-to-diffusion contact reliability issues
- Power Delivery for Multicore Systems
- Layout effects in fine grain 3D integrated regular microprocessor blocks
- Reliability Analysis and Optimization of Power-Gated ICs
Closed-Form Crosstalk Noise Delay Metrics
Title | Closed-Form Crosstalk Noise Delay Metrics |
Publication Type | Journal Article |
Year of Publication | 2003 |
Authors | Chen, LH, Marek-Sadowska, M |
Journal | Analog Integr. Circuits Signal Process. |
Volume | 35 |
Pagination | 143–156 |
ISSN | 0925-1030 |
DOI | 10.1023/A:1024126531872 |