- Vertical Slit Field Effect Transistor in ultra-low power applications
- Can pin access limit the footprint scaling?
- A Low Energy Network-on-Chip Fabric for 3-D Multi-Core Architectures
- Investigation of emerging middle-of-line poly gate-to-diffusion contact reliability issues
- Metrics for characterizing machine learning-based hotspot detection methods
- A study on cell-level routing for VeSFET circuits
- On Cell Layout-Performance Relationships in VeSFET-Based, High-Density Regular Circuits
Efficient circuit clustering for area and power reduction in FPGAs
Title | Efficient circuit clustering for area and power reduction in FPGAs |
Publication Type | Conference Paper |
Year of Publication | 2002 |
Authors | Singh, A, Marek-Sadowska, M |
Conference Name | FPGA '02: Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays |
Publisher | ACM |
Conference Location | New York, NY, USA |
ISBN Number | 1-58113-452-5 |
DOI | 10.1145/503048.503058 |