Skip to main content
Home
VLSI CAD LAB
University of California, Santa Barbara
  • Home
  • People
  • Research
  • Publications
  • Contact

Recent Papers

  • Investigation of emerging middle-of-line poly gate-to-diffusion contact reliability issues
  • Vertical Slit Field Effect Transistor in ultra-low power applications
  • Can pin access limit the footprint scaling?
  • A Low Energy Network-on-Chip Fabric for 3-D Multi-Core Architectures
  • Power Delivery for Multicore Systems
  • Layout effects in fine grain 3D integrated regular microprocessor blocks
  • Reliability Analysis and Optimization of Power-Gated ICs
More...

Pre-layout wire length and congestion estimation

TitlePre-layout wire length and congestion estimation
Publication TypeConference Paper
Year of Publication2004
AuthorsLiu, Q, Marek-Sadowska, M
Conference NameDesign Automation Conference, 2004. Proceedings. 41st
Date Publishedjuly
AbstractNot available
  • Google Scholar
Electrical and Computer Engineering, Harold Frank Hall, University of California, Santa Barbara, CA - 93106.

Log In